

神匠創意股份有限公司

產品說明書



產品類別：GS GaN FET

產品名稱：GS GaN FET(650 V GaN FET)

**Part No.GS75H250G4C**

**Part No.GS75H250G4LGS**

新竹縣竹東鎮中興路 4 段 195 號 育成中心 52 館 328  
室竹北辦公室：新竹縣竹北市成功一街 63 號 2 樓  
+886-3-591-8906 / +886-3-591-0001/+886-3-658-0093

<https://godsmith.com.tw/investor-relations/>

sales@godsmith.com.tw

**2022 年 5 月 20 日**





## 概說：

- The GS GaN FET 是以 GS Gen IV platform 製造的 gallium nitride (GaN)FET。GS Gen IV platform 技術著重在 epi 磊晶的均勻性、穩定性和較大的可用面積。
- 其中 GS75H250G4C 是裸晶(die)，GS75H250G4LGS 是將 GS75H250G4C 以 8x8 PQFN 封裝的完成品。
- 在使用上高度相容於市場常用的 TP65H300G4LSG GaN FET，可以直接轉換使用。
- 詳細資訊及應用範例見產品說明書及產品應用設計指南。



**GS75H250G4C**

封裝說明書




*Eng only*

- REFERENCE DOCUMENTS:
1. TEST PROGRAM SPECIFICATION: N/A
  2. PACKAGE OUTLINE DRAWING No: POD-00X
  3. MARKING SPECIFICATION: SUPPLIER SPEC


- Notes: Assembly
1. Clear saw street width 07G37: 100um, SiFET: 80um
  2. Metallurgy of bond pads: SiFET: AlSi, HEMT: AlCu
  3. Bond pad size: SiFET: G 8mil x 8mil, 07G37: S: 6mil x 36mi, Rb: 6mil x 6mil, D: 6mil x 36mil
  4. HEMT ball bonding ball location, please try to distribute like above insert drawing. This is to avoid ball hitting via directly.

- NOTES, PACKING
1. T&R

*"Company confidential. Not controlled if printed."*



*D pad opening was enlarged. Target all four balls at center like this to avoid bonding on v/a.*



ITEM	REFERENCE NUMBER	DESCRIPTION	QTY
8	xxxxxx	Tin Plating 100%	A/R
7	xxxxxx	Mold Compound	A/R
6	xxxxxx	Wire, Au PCC Cl. (2 mils)	14
5	xxxxxx	Si FET (1.80mmx0.99mmx0.20mm, 71milx39milx8mil)	1
4	07G37	HEMT (1.5mmx1.61mmx0.38mm, 59milx63milx15mil)	1
3	xxxxxx	Carrier (2.9mmx1.51mmx0.25mm, 114milx59milx10mil)	1
2	xxxxxx	84-1LMSR4 Epoxy	A/R
1	xxxxxx	LF	1

**POFN 8mmx8mm POD GS75H250G4LSG**

ASSY G D

B/D SCALE: 1:1    SHEET: 1 / 1    DRAWING NO: Eng000000    VER: 1



**GS75H250G4LGS**

成品規格書



## 650V SuperGaN® FET in PQFN (source tab)

### Description

The GS75H250G4LSG 650V, 240 mΩ gallium nitride (GaN)FET is a normally-off device using GS Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.



The GS Gen IV GaN platform uses advanced epi technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

### Product Series and Ordering Information


Part Number	Package	Package Configuration
GS75H250G4LSG-TR*	8x8 PQFN	Source

\* "-TR" suffix refers to tape and reel. Refer to AN0012 for details.

GS75H250G4LSG  
PQFN  
(top view)



Cascode Schematic Symbol



Cascode Device Structure

### Features

- JEDEC-qualified GaN technology
- Dynamic  $R_{DS(on)}$  production tested
- Robust design, defined by
  - Intrinsic lifetime tests
  - Wide gate safety margin
  - Transient over-voltage capability
- Enhanced inrush current capability
- Very low  $Q_{RR}$
- Reduced crossover loss

### Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

### Applications

- Consumer
- Power adapters
- Low power SMPS
- Lighting

### Key Specifications

$V_{DS}$ (V)	650
$V_{DS(TR)}$ (V)	800
$R_{DS(on)}$ (mΩ) max*	312
$Q_{RR}$ (nC) typ	23
$Q_G$ (nC) typ	9.6


\* Dynamic  $R_{DS(on)}$ ; see Figures 18 and 19

## Absolute Maximum Ratings ( $T_c=25^\circ\text{C}$ unless otherwise stated.)

Symbol	Parameter	Limit Value	Unit	
$V_{DSS}$	Drain to source voltage ( $T_J = -55^\circ\text{C}$ to $150^\circ\text{C}$ )	650	V	
$V_{DSS(TR)}$	Transient drain to source voltage <sup>a</sup>	800		
$V_{GSS}$	Gate to source voltage	$\pm 18$		
$P_D$	Maximum power dissipation @ $T_c=25^\circ\text{C}$	21	W	
$I_D$	Continuous drain current @ $T_c=25^\circ\text{C}$ <sup>b</sup>	6.5	A	
	Continuous drain current @ $T_c=100^\circ\text{C}$ <sup>b</sup>	4.1	A	
$I_{DM}$	Pulsed drain current (pulse width: $10\mu\text{s}$ )	30	A	
$T_c$	Operating temperature	Case	$-55$ to $+150$	$^\circ\text{C}$
$T_J$		Junction	$-55$ to $+150$	$^\circ\text{C}$
$T_S$	Storage temperature	$-55$ to $+150$	$^\circ\text{C}$	
$T_{SOLD}$	Reflow soldering temperature <sup>c</sup>	260	$^\circ\text{C}$	

**Notes:**

- a. In off-state, spike duty cycle  $D < 0.01$ , spike duration  $< 30\mu\text{s}$ .
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. Reflow MSL3




## Thermal Resistance

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Junction-to-case	5.5	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient <sup>d</sup>	50	$^\circ\text{C}/\text{W}$


**Notes:**

- d. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with  $6\text{cm}^2$  copper area and  $70\mu\text{m}$  thickness)

## Circuit Implementation



Simplified Half-bridge Schematic



Simplified Single Ended Schematic

Recommended gate drive: (0V, 8V) with  $R_{G(tot)} = 30\sim60 \Omega^a$

Recommended gate drive: (0V, 12V) with  $R_{G(ON)} = 100$  to  $300 \Omega$   
 $R_{G(OFF)} = 0$  to  $15 \Omega$

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber ( $RC_{DCL}$ ) <sup>b</sup>
240Ω@100MHz	4.7-10nF + 5Ω

**Notes:**

- a. For bridge topologies only.  $R_G$  could be much smaller in single ended topologies.
- b.  $RC_{DCL}$  should be placed as close as possible to the drain pin.



# GS75H250G4LSG

4

## Electrical Parameters (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
<b>Forward Device Characteristics</b>						
V <sub>DSS(BL)</sub>	Maximum drain-source voltage	650	—	—	V	V <sub>GS</sub> =0V
V <sub>GS(th)</sub>	Gate threshold voltage	1.6	2.1	2.6	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =0.5mA
R <sub>DS(on)eff</sub>	Drain-source on-resistance <sup>a</sup>	—	240	312	mΩ	V <sub>GS</sub> =8V, I <sub>D</sub> =5A
		—	492	—		V <sub>GS</sub> =8V, I <sub>D</sub> =5A, T <sub>J</sub> =150°C
I <sub>DSS</sub>	Drain-to-source leakage current	—	1.2	12	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V
		—	8	—		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C
I <sub>GSS</sub>	Gate-to-source forward leakage current	—	—	100	nA	V <sub>GS</sub> =20V
	Gate-to-source reverse leakage current	—	—	-100		V <sub>GS</sub> =-20V
C <sub>ISS</sub>	Input capacitance	—	760	—	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, f=1MHz
C <sub>OSS</sub>	Output capacitance	—	16	—		
C <sub>RSS</sub>	Reverse transfer capacitance	—	2	—		
C <sub>O(er)</sub>	Output capacitance, energy related <sup>b</sup>	—	24	—	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V
C <sub>O(tr)</sub>	Output capacitance, time related <sup>c</sup>	—	47	—		
Q <sub>G</sub>	Total gate charge	—	9.6	—	nC	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V to 8V, I <sub>D</sub> =4A
Q <sub>GS</sub>	Gate-source charge	—	2.6	—		
Q <sub>GD</sub>	Gate-drain charge	—	2.6	—		
Q <sub>OSS</sub>	Output charge	—	19	—	nC	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V
t <sub>D(on)</sub>	Turn-on delay	—	19.4	—	ns	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V to 8V, I <sub>D</sub> =4A, R <sub>G</sub> =30Ω, 4A driver
t <sub>R</sub>	Rise time	—	3.4	—		
t <sub>D(off)</sub>	Turn-off delay	—	53	—		
t <sub>F</sub>	Fall time	—	10	—		

**Notes:**

- Dynamic R<sub>DS(on)</sub> value; see Figures 18 and 19 for conditions
- Equivalent capacitance to give same stored energy from 0V to 400V
- Equivalent capacitance to give same charging time from 0V to 400V

# GS75H250G4LSG

5


## Electrical Parameters (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
<b>Reverse Device Characteristics</b>						
I <sub>S</sub>	Reverse current	—	—	3.7	A	V <sub>GS</sub> =0V, T <sub>C</sub> =100°C, ≤25% duty cycle
V <sub>SD</sub>	Reverse voltage <sup>a</sup>	—	1.7	—	V	V <sub>GS</sub> =0V, I <sub>S</sub> =5A
		—	1.2	—		V <sub>GS</sub> =0V, I <sub>S</sub> =2A
t <sub>RR</sub>	Reverse recovery time	—	16	—	ns	I <sub>S</sub> =5A, V <sub>DD</sub> =400V, di/dt=1000A/us
Q <sub>RR</sub>	Reverse recovery charge	—	23	—	nC	


### Notes:

- a. Includes dynamic R<sub>DS(on)</sub> effect


## Typical Characteristics ( $T_C=25^\circ\text{C}$ unless otherwise stated)




**Figure 1. Typical Output Characteristics  $T_J=25^\circ\text{C}$**   
Parameter:  $V_{GS}$



**Figure 2. Typical Output Characteristics  $T_J=150^\circ\text{C}$**   
Parameter:  $V_{GS}$




**Figure 3. Typical Transfer Characteristics**  
 $V_{DS}=10\text{V}$ , parameter:  $T_J$




**Figure 4. Normalized On-resistance**  
 $I_D=16\text{A}$ ,  $V_{GS}=10\text{V}$


## Typical Characteristics ( $T_C=25^\circ\text{C}$ unless otherwise stated)




**Figure 5. Typical Capacitance**  
 $V_{GS}=0V, f=1MHz$



**Figure 6. Typical  $C_{oss}$  Stored Energy**



**Figure 7. Typical  $Q_{oss}$**



**Figure 8. Typical Gate Charge**  
 $I_{DS}=4A, V_{DS}=400V$

## Typical Characteristics ( $T_c=25^\circ\text{C}$ unless otherwise stated)




Figure 9. Power Dissipation




Figure 10. Current Derating  
Pulse width  $\leq 10\mu\text{s}$ ,  $V_{GS} \geq 10\text{V}$




Figure 11. Safe Operating Area  $T_c=25^\circ\text{C}$





Figure 12. Transient Thermal Resistance

---

**Typical Characteristics ( $T_c=25^\circ\text{C}$  unless otherwise stated)**

**Figure 13. Forward Characteristics of Rev. Diode**  
 $I_s=f(V_{sD})$ , Parameter  $T_j$

Test Circuits and Waveforms




Figure 14. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 15. Switching Time Waveform




Figure 16. Diode Characteristics Test Circuit




Figure 17. Diode Recovery Waveform




Figure 18. Dynamic  $R_{DS(on)eff}$  Test Circuit




Figure 19. Dynamic  $R_{DS(on)eff}$  Waveform

## Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.




The table below provides some practical rules that should be followed during the evaluation.

When Evaluating GS GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire



**Mechanical**




G: Gate  
 S: Source  
 D: Drain  
 Lead finish: Sn plating


DIM	mm			inch		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.90	1.00	1.10	0.035	0.039	0.043
A1	0.00	-	0.05	0.000	-	0.002
A3	0.20 REF. 0.007 BSC					
b	2.20	2.25	2.30	0.087	0.089	0.091
D	7.90	8.00	8.10	0.311	0.315	0.319
D2	6.85	7.00	7.15	0.270	0.276	0.281
E	7.90	8.00	8.00	0.311	0.315	0.315
e	4.75 BSC 0.187 BSC					
E2	4.03	4.18	4.33	0.159	0.165	0.170
K	2.50	-	-	0.098	-	-
L	0.70	0.80	0.90	0.028	0.031	0.035

**PQFN 8mmx8mm POD GS75H250G4LSG**

DPC TOP  
Scale 1:1




DPC BOTTOM  
Scale 1:1



INSTR

- Notes:
1. Substrate: **A1203**, thickness **0.254 mm (0.010")**
  2. Saw street width: **0.330 mm (0.013")**
  3. Panel, size 101.6 mm x 101.6 mm, qty per panel = 47 x 27=1269 units.



GS75H250G4LSG Carrier ver. 1

UNLESS OTHERWISE SPECIFIED : DIMENSIONS ARE IN MM